



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/021,173	12/19/2001	Masashi Yamaura	H-1020	1355

7590 02/28/2003  
Mattingly, Stanger & Malur, P.C.  
Suite 370  
1800 Diagonal Road  
Alexandria, VA 22314

EXAMINER

ANDUJAR, LEONARDO

ART UNIT	PAPER NUMBER
----------	--------------

2826

DATE MAILED: 02/28/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/021,173

Applicant(s)

YAMAURA ET AL.

Examiner

Leonardo Andújar

Art Unit

2826

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 01/13/2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-31 is/are pending in the application.
- 4a) Of the above claim(s) 15-31 is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-14 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.  
If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

### Priority under 35 U.S.C. §§ 119 and 120

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 3.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other:

## **DETAILED ACTION**

### ***Election/Restrictions***

1. Applicant's election without traverse of Group I (claims 1-14) in Paper No. 5 is acknowledged.

### ***Priority***

2. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). Acknowledgment is made of applicant's claim for foreign priority based on an application filed in Japan on 01/10/2001. The certified copy of the priority document has been received.

### ***Specification***

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 5 and 8 are rejected under 35 U.S.C. 102(b) as being anticipated by Moriyama (US 6,195,260).
6. Regarding claim 5, Moriyama (e.g. fig. 3) shows a semiconductor device comprising:
  - Surface mounted parts (6);

Art Unit: 2826

- A wiring substrate 3 on which the surface mounted parts are mounted;
- Solder connection portions 7 for connecting the surface mounted parts to the wiring substrate;
- And a sealing portion 8 formed with silicone resin that is an elastic insulative resin for covering the surface mounted parts and the solder connection.

7. Regarding claim 8, Moriyama (e.g. fig. 3) shows a semiconductor device comprising:

- Semiconductor chips 6 which are surface mounted parts each formed with a surface electrodes main surface, having chips parts which are surface mounted parts each formed with connection terminals on both ends.
- A module substrate 3 which is wiring substrate on which the semiconductor and the chip parts are mounted
- Solder connections portions 7 for connecting the chip parts to the wiring substrate;
- And a sealing portion 8 formed with silicone resin that is an elastic insulative resin for covering the semiconductor chips, the chip parts and the solder connection portions.

***Claim Rejections - 35 USC § 103***

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application

by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

9. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

10. Claims 1-4, 6, 7, 9 and 10 are rejected under 35 U.S.C. 103(e) as being unpatentable over Moriyama (US 6,195,260)

11. Regarding claims 1 and 6, Moriyama (e.g. fig. 3) shows a semiconductor device comprising:

- Surface mounted parts (6);
- A wiring substrate 3 on which the surface mounted parts are mounted;
- Solder connection portions 7 for connecting the surface mounted parts to the wiring substrate;
- And a sealing portion 8 formed with an elastic insulative resin (e.g. silicone resin) for covering the surface mounted part.

12. Although Moriyama does not explicitly teaches that the silicone resin has a modulus of elasticity of 200 MPa or less at a temperature of 150°C or higher this is considered an inherent property of silicone resin. Note that silicone is an elastomer that inherently has a modulus of elasticity.

13. Regarding claim 2, Moriyama discloses that elastic resin is silicone resin, which is an elastomer.

14. Regarding claim 3, Moriyama discloses that the elastic insulative resin is a silicon resin. Although Moriyama does not explicitly teaches that the silicone resin has a modulus of elasticity of 1 MPa or more at a temperature of 25°C or higher this is considered an inherent property of silicone resin.

15. Regarding claim 4, Moriyama discloses that the elastic insulative resin is a silicon resin. Although Moriyama does not explicitly teaches that the silicone resin has a modulus of elasticity of 200 MPa or more at a temperature of 25°C or higher this is considered an inherent property of silicone resin.

16. Regarding claims 1 and 7, Moriyama (e.g. fig. 3) shows a semiconductor device comprising:

- Surface mounted parts (6);
- A wiring substrate 3 on which the surface mounted parts are mounted;
- Solder connection portions 7 for connecting the surface mounted parts to the wiring substrate;
- And a sealing portion 8 formed with an elastic insulative resin (e.g. epoxy resin) for covering the surface mounted part.

17. Although Moriyama does not explicitly teaches that the silicone resin has a modulus of elasticity of 200 MPa or less at a temperature of 150°C or higher this is considered an inherent property of epoxy resin. Note that epoxy resin is an elastomer that inherently has a modulus of elasticity.

18. Regarding claims 9 and 10, Moriyama (e.g. fig. 3) shows a semiconductor device comprising:

- Semiconductor chips 6 which are surface mounted parts each formed with a surface electrodes at its main surface, having chips parts which are surface mounted parts each formed with connection terminals on both ends.
- A module substrate 3 which is wiring substrate on which the semiconductor and the chip parts are mounted;
- Solder connections portions 7 for connecting the chip parts to the wiring substrate;
- And a sealing portion 8 formed with epoxy resin that is an elastic insulative resin for covering the semiconductor chips, the chip parts and the solder connection portions.

19. Although Moriyama does not explicitly teaches that epoxy resin has a modulus of elasticity of 1 - 200 MPa a temperature of 150°C or higher and a modulus of elasticity of 200 MPa or more at a temperature of 25°C a this is considered an inherent property of the epoxy resin. Note that epoxy resin is an elastomer that inherently has a modulus of elasticity.

20. Claim 11 is rejected under 35 U.S.C. 103(e) as being unpatentable over Moriyama (US 6,195,260) in view of Ishida (US 6,329,065).

21. Regarding claim 11, Moriyama discloses most aspects of the instant invention. However, Moriyama does not disclose that the terminals are plated with gold, tin or lead-tin alloy. Ishida discloses that the surface of the surface wiring layer may be provided with a plated layer based on nonelectrolytic plating, electrolytic plating or the like method in order to prevent corrosion caused by oxidation, to improve wire-bonding

property, to improve wettability to the solder and to decrease the electric resistance. Examples of the metal for forming such a plated layer include Au, Cu, Ti, Ni and Pd. In particular, it is desired that the most front surface of the plated layer is formed of Au (col. 5/lis. 45-53). It would have been obvious to one of ordinary skill in the art at the time the invention was made to plate the surface of the wiring layer disclosed by Moriyama with gold in order to prevent corrosion caused by oxidation, to improve wire-bonding property, to improve wettability to the solder and to decrease the electric resistance as taught by Ishida.

22. Claims 12 and 14 are rejected under 35 U.S.C. 103(e) as being unpatentable over Moriyama (US 6,195,260) in view of Ishida (US 6,329,065) further in view of Wolf et al.

23. Regarding claim 12, Moriyama (e.g. fig. 6) shows that the surface electrode of the semiconductor chips are wire bonded to the substrate. Moriyama does not disclose the wiring material. Nevertheless, it is well known in the art that gold and aluminum are the most used materials in the wire bonding technology. Wolf discloses that gold is a common wire bonding material since gold is highly conductive and ductile enough to withstand the deformation during the bonding steps (page 852, 1<sup>st</sup> paragraph). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the wires disclosed by Moriyama in view of Ishida of gold since gold is highly conductive and ductile enough to withstand the deformation during the bonding steps as taught by Wolf.



Art Unit: 2826

24. Regarding claim 14, Moriyama shows that the semiconductor chips and the chip parts are mounted on a rectangular module substrate 59. Also, the wire loops are formed in a direction parallel to the longitudinal direction of the module substrate.

25. Claims 13 is rejected under 35 U.S.C. 103(e) as being unpatentable over Moriyama (US 6,195,260) in view of Ishida (US 6,329,065) further in view of Zakel et al (US 5,989,993).

26. Regarding claim 13, Moriyama (e.g. fig. 6) shows that the main surface of the semiconductor chips and the surfaces of the wiring substrate on the side of supporting the chips are opposed to each other. Also, the surface electrode of the semiconductor chips and the substrate terminals are connected by bumps 7 whereas Ishida teaches that the substrate terminals are formed with a gold metal layer. Moriyama does not disclose the bump material. Nevertheless, it is well known in the art the use of gold bump and solder bump as interconnection means. Zakel discloses that solder bumps or gold bumps are commonly used in the flip chip and TAB technology (col. 1/lls. 12-24). It would have been obvious to one of ordinary skill in the art at the time the invention was made to make the bump disclosed by Moriyama in view of Ishida of gold or solder since those are commonly used materials in the flip chip and TAB technology.

### ***Conclusion***

27. Papers related to this application may be submitted directly to Art Unit 2826 by facsimile transmission. Papers should be faxed to Art Unit 2826 via the Art Unit 2826 Fax Center located in Crystal Plaza 4, room 3C23. The faxing of such papers must conform to the notice published in the Official Gazette, 1096 OG 30 (15 November

Art Unit: 2826

1989). The Art Unit 2826 Fax Center number is **(703) 308-7722** or **-7724**. The Art Unit 2826 Fax Center is to be used only for papers related to Art Unit 2826 applications.

28. Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Leonardo Andújar** at **(703) 308-0080** and between the hours of 9:00 AM to 7:30 PM (Eastern Standard Time) Monday through Thursday or by e-mail via [Leonardo.Andujar@uspto.gov](mailto:Leonardo.Andujar@uspto.gov). If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan Flynn, can be reached on (703) 308-6601.

29. Any inquiry of a general nature or relating to the status of this application should be directed to the **Group 2800 Receptionist** at **(703) 305-3900**.

30. The following list is the Examiner's field of search for the present Office Action:


Field of Search	Date
U.S. Class / Subclass (es): 257/668, 690,702	02/03
Other Documentation:	
Electronic Database(s): East (USPAT, US PGPUB, JPO, EPO, Derwent, IBM TDB)	02/03

**Leonardo Andújar**

Patent Examiner Art Unit 2826

LA

2/20/03

  
NATHAN J. FLYNN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800